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1.  INTRODUCTION 
 
1.1  BACKGROUND 
 
There is vital need for a compact, lightweight, and efficient energy-storage system that is both 
affordable and has an acceptable cycle life for the large-scale production of electric vehicles 
(EVs) and hybrid electric vehicles (HEVs). 
 
Most of the current research employs a battery-storage unit (BU) combined with a fuel cell (FC) 
stack in order to achieve the operating voltage-current point of maximum efficiency for the FC 
system. A system block diagram is shown in Fig.1.1. In such a conventional arrangement, the 
battery is sized to deliver the difference between the energy required by the traction drive and the 
energy supplied by the FC system.  Energy requirements can increase depending on the drive 
cycle over which the vehicle is expected to operate. Peak-power transients result in an increase 
of losses and elevated temperatures which result in a decrease in the lifetime of the battery.  
 
Fuel
Cell
DC/DC
Converter
DC/AC
Inverter
Traction
motor
Aux.
Bat.
Single
input
dc-dc
 converter
 
Fig. 1.1.  Block diagram of a FC–BU system. 
 
This research will propose a novel two-input direct current (dc) dc to dc converter to interface an 
additional energy-storage element, an ultracapacitor (UC), which is shown in Fig.1.2. It will 
assist the battery during transients to reduce the peak-power requirements of the battery. 
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Fig. 1.2.  Block diagram of a FC–BU–UC system using a multiple-input dc-dc converter. 
 
1.2  SYSTEM SPECIFICATIONS 
 
Specifications of the two-input bi-directional dc-dc converter (Fig. 1.3) are as follows: 
 
• The nominal voltage at the low-voltage side (LVS) of one input is 12 V, and another 
input is 16 V. These values can vary from 8–16 V and 12–20 V during charging and 
discharging. 
• The nominal high-side voltage is 288 V, with an operating range from 255–425V.  
• Nominal discharging power of the two inputs is 2 kW and 3.5 kW, respectively. 
• The nominal output power is 5 kW. 
• Bus capacitance Co is less than 2000 μF. 
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Fig. 1.3.  Systematic diagram. 
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2.  POWER-STAGE TOPOLOGY SELECTION 
 
2.1  MULTIPLE-INPUT DC-DC CONVERTER TOPOLOGIES REVIEW 
 
The current research of multiple-input dc-dc converters is mainly focused on the uni-directional 
circuit topology for applications in a distributed energy system. There are two types of converter 
architectures that have been proposed. The first is to put different dc sources in series to 
implement the multiple-input dc-dc converter [1–2]. Another circuit is to put dc sources in 
parallel by using the coupled transformer [3–4] or multi-winding transformer as shown in 
Fig. 2.1 [5]. The common problem with these converters is that power is only allowed to flow in 
one direction, which is impractical for vehicle application where power needs to flow in either 
direction.  
 
S1
S3
S2
S4
dc1L
Vs1
D1
D4D3
D2
S5
S7
S6
S8
dc2L
Vs2
D5
D8D7
D6 C R
D9 D10
D11 D12
is1
is2
i0 V0
n1
n2
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Fig. 2.1.  Reported uni-directional multiple-input dc-dc converters by using multiwinding transformer [5]. 
 
Recently, a non-isolated bi-directional multiple-input dc-dc converter has been proposed for 
HEV applications as shown in Fig. 2.2 [6]. However, this circuit has several disadvantages. First, 
it lacks electric isolation. Second, it requires high-voltage BU and UC tanks. Limitations to the 
use of UC tanks are primarily due to the UCs low-cell voltage at their present stage of 
development, as well as cell-leakage current that may result in voltage imbalances in a stacked 
unit. This problem becomes worse for high-voltage UC tanks.  In addition, high-voltage BUs and 
UCs will ultimately increase the cost and weight of the energy system. 
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Fig. 2.2.  Reported non-isolated bi-directional multiple-input dc-dc converters [6]. 
 
2.2  PROPOSED TWO-INPUT DC-DC CONVERTER 
 
Figure 2.3 shows the proposed two-input zero-voltage switching (ZVS) isolated bi-directional 
dc-dc converter. It is an extension of a single-input dual half-bridge topology [7]. 
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Fig. 2.3.  Proposed two-input ZVS isolated bi-directional dc-dc converter. 
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The proposed topology has the following innovations:  
 
• Electrical isolation can be achieved naturally. 
• Magnitude of dc input voltages may be low and either similar or dissimilar.  
• DC sources can deliver power individually, simultaneously, and bi-directionally. 
• The soft-switching technology is achievable across a wide operating range.  
• Minimum number of devices and simple control. 
• High efficiency, lightweight, and high-power.  
 
In addition, the combined storage unit (UC and battery) interfaced with this converter can 
increase the life cycle of energy-storage elements and reduce the cost of EVs. 
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3.  OPERATION PRINCIPLE 
 
3.1  INTRODUCTION 
 
Figure 3.1 illustrates the “Δ” type and “Y” type circuit model of a three-winding transformer. 
The primary-referred equivalent circuit based on the “Y” type transformer model is redrawn in 
Fig. 3.2. The circuit consists of two current-source input-stage circuits, a three-winding coupled 
transformer, and a common output-stage circuit. This converter can be applied in FC vehicles to 
connect three ports: 12V to approximately 42V battery, UC bank, and the load. The load will be 
connected to a traction-motor drive through an inverter and the dc-bus voltage of a high-voltage 
side (HVS) that can reach from 288 V to approximately 400 V. The transformer here has three 
functions: (1) combine input dc sources in magnetic form; (2) provide electrical isolation; and 
(3) step-up voltage from the LVS to the HVS.  
 
When power flows from the LVS to the HVS, the circuit works in boost mode to keep the HVS 
at a desired high value which can be referred to as the acceleration mode in FC vehicle 
applications. In the other direction of power flow, the circuit works in buck mode to recharge the 
energy-storage elements from the FC or from absorbed regenerative energy which corresponds to 
cruise and braking modes respectively. In this section, the power-stage description and 
operation-principle analysis will be described for both the boost and buck mode respectively. 
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Lr15=(Lr12*Lr34+Lr34*Lr56+Lr56*Lr12)/Lr34
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Fig. 3.1.  Circuit model of a three-winding transformer including “Δ” type and “Y” type model. 
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Fig. 3.2.  Primary-referred equivalent circuit based on “Υ ” transformer model. 
 
3.2  SOFT-SWITCHING OPERATION IN BOOST MODE 
 
Figure 3.3 illustrates the key waveforms in boost mode where the energy is transferred from each 
of the LVS to the HVS. Each LVS generates a square-wave voltage (vr12 and vr56) on the primary 
side of the transformer. The HVS half-bridge generates a square-wave voltage (vr34) on the 
secondary side of the transformer. The amount of power transferred is related to the phase-shift 
of square-wave voltages. The current waveforms in Fig. 3.3 are plotted depending on the phase-
shift and voltage relationship. The interval t0 to t20 of Fig. 3.3 describes the various stages of 
operation during one switching period in boost mode. The converter operation is repetitive in the 
switching cycle. One complete switching cycle is divided into 20 steps. To aid in understanding 
each step, a set of corresponding annotated circuit diagrams is given in Fig. 3.4 with a brief 
description of each step. 
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Fig. 3.3.  Waveforms and switching timing of a boost mode. 
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Fig. 3.4.  Communication step diagrams during a switching cycle in boost mode. 
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Fig. 3.4.  Communication step diagrams during a switching cycle in boost mode (cont’d). 
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Fig. 3.4.  Communication step diagrams during a switching cycle in boost mode (cont’d). 
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Fig. 3.4.  Communication step diagrams during a switching cycle in boost mode (cont’d). 
 
3.3  SOFT-SWITCHING OPERATION IN BUCK MODE 
 
Because the half-bridge topology of the two sides is symmetrical, the soft-switching operation 
principles in buck mode are similar to those in boost mode. Figure 3.5 describes one switching 
cycle in buck mode. Due to the reversed power-flow direction, the phase of Vr34 is leading Vr12 
and Vr56. The buck-mode operation can be divided into 20 steps. To aid in understanding each 
step, a set of corresponding annotated circuit diagrams is given in Fig. 3.6; however, the 
description of each step can be analogously inferred and will not be discussed here.   
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Fig. 3.5.  Waveforms and switching timing of buck mode. 
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Fig. 3.6.  Communication step diagrams during a switching cycle in buck mode. 
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Fig. 3.6.  Communication step diagrams during a switching cycle in buck mode (cont’d). 
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Fig. 3.6.  Communication step diagrams during a switching cycle in buck mode (cont’d). 
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Fig. 3.6.  Communication step diagrams during a switching cycle in buck mode (cont’d). 
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4.  STEADY-STATE ANALYSIS AND DESIGN GUIDELINES 
 
4.1  OUTPUT CHARACTERISTICS 
 
If no loss is considered in the converter, the input power equals the output power. The derivation 
of output power is based on the primary-referred equivalent circuit and the idealized waveforms 
in Fig. 4.1.  The following assumptions are made to simplify the analysis: 
 
• The inductance of 1L and 2L is large enough to maintain the currents flowing through 
them and the assumption is made that they are constant.  
• All switching devices are considered ideal.  
• The output filter capacitors C1–C6 are large enough that 61 ~ VV is considered constant. 
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Fig. 4.1.  Idealized voltages and current waveforms of a transformer on the condition that 
v1 = v2 = v5 = v6 < v3 = v4. 
 19 
According to Fig. 4.1, there are six operating modes in one switching period. The transformer 
current Ir13, Ir53, and Ir15 is a function of θ = ωt, where ω is the switching frequency. In mode I 
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Stage I ends at 15φθ = . In mode II 
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Mode II ends at 13φθ = . In mode III 
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Mode III ends at πθ = . In mode IV 
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Mode IV ends at 15φπθ += . In mode V 
 
 20 
 
⎪⎪
⎪
⎩
⎪⎪
⎪
⎨
⎧
++−−+−=
+−−−−=
+−−−=
)()()(
)()()(
)()()(
151515
15
61
15
5315
53
36
53
13
13
32
13
φπφπθωθ
ππφθωθ
ππθωθ
r
r
r
r
r
r
r
r
r
I
L
VVI
I
L
VVI
I
L
VVI
. (5) 
 
Mode V ends at 13φπθ += . In stage VI 
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The output power from 1inV and 2inV  are found to be 
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Where P1 and P2 can be transferred power in boost mode or buck mode depending on the sign of 
the phase-shift angles. The output power Po is derived by 
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When the transferred power is derived, the input-inductor currents and output voltage can be 
found to be 
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Where 133113 4 rLconcon πω== , 533553 4 rLconcon πω== , and 155115 4 rLconcon πω== .  
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According to Eqs. (1–8), the control variables of the proposed converter are 13φ and 53φ . Figure 4.2 
describes the output variables 1P , 2P , and 34V  as functions of these control variables.  The 
interactions between the two input stages exist as expected.  
 
2/π π2/π
π 13φ53φ
0
2/π π2/π
π 13φ53φ
0
2/π π2/π
π 13φ53φ
0
 
Fig. 4.2.  Three-dimensional plot of output power and voltage as a function of  
control variables 13φ  and 53φ . 
 
The effects of 13φ  and 53φ  upon output characteristics can be further illustrated in Fig. 4.3. In each 
subplot, the output variable has four different operation regions divided by certain values of φ13 
and φ53. For example, in the first subplot of Fig. 4.3, P1 and IL1 will increase with 13φ  and 53φ  if 
φ13 < φcrit13-P1 and φ53 < φcrit53-P1, which is denoted in the shaded operation region located at the 
bottom left corner. Critical points are derived from Eqs. (7) and (8). The critical points will 
depend on the circuit parameters, such as input voltage or transformer-leakage inductance as well 
as load resistance. At critical points, the corresponding output will reach the maximum value and 
the values of these three critical points are different. The critical points are not only useful for 
converter steady-state design, but also important for the closed-loop controller design. The 
phase-shift angles should be limited in one of the three shaded operation regions based on which 
output variable is required to be regulated. For example, if both 1LI  and 2LI  are required to be 
controlled, tradeoffs need to be made between them and a smaller value of 13critφ  and 53critφ  will be 
chosen to remain stable. In this case, the shaded area shrinks which means a smaller operation 
range and degraded output capability. 
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Fig. 4.3.  The relation between output characteristics and control variables 13φ  and 53φ . 
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4.2  SOFT-SWITCHING CONDITIONS 
 
The commutation mechanism is similar to the single-input ZVS bi-directional converter; i.e., the 
turn-off device diverts the current to the corresponding resonant capacitors to realize a zero 
voltage turn-off and the zero voltage turn-on is achieved by gating on the incoming device while 
the anti-parallel diode is conducting. However, the soft-switching condition becomes more 
complicated due to the interactions between the two input stages. The soft-switching condition in 
boost mode is derived in Eq. (10) where the corresponding times can be referred to from Fig. 4.1. 
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Functions f1 to f6 denote the six conditions corresponding to switches 2S , 6S , 4S , 1S , 5S , and 3S  
respectively. They can be derived in terms of the control variables 13φ  and 53φ  that are plotted in 
Fig. 4.4. The phase-shift angle could be in the range [ ]ππ ,− , but only the range [ ]π,0  is 
considered as an example here since [ ]0,π−  is symmetrical to it. As we can see from Fig. 4.4, the 
soft-switching conditions of S1 and S2 will be easier to be met with the increase of φ13 and the 
decrease of φ53, which means the soft-switching conditions of one input stage is influenced by 
the control variable of the other input stage. Functions f2 and f5 are always positive, which means 
6S  and 5S  will remain soft-switching regardless of the values of 13φ  and 53φ . However, the 
interactions between the two input stages exist as well. The soft-switching conditions of 3S  and 
4S  will be satisfied with large values for 13φ  and 53φ . 
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Fig. 4.4.  The relation between soft-switching conditions and control variables 13φ  and 53φ .
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4.3  SIMULATION VERIFICATION 
 
The circuit simulation results for boost and buck modes are presented to verify the theoretical 
analysis. The parameters used for simulation are described as  
 
HLL μ521 == . (11) 
 
The switching frequency is fs = 20 kHz, and the transformer ratios are 12:1:1:: 345612 =NNN , 
with HLL rr μ3.05313 == , and HLr μ6.015 = .  
 
The filter capacitors values are FCCCCCC 01.0654321 ======  and the resonant capacitors 
are uFCCCCCC rrrrrr 3654321 ====== . The output voltage with transformer ratio is selected 
to be vo = (v3+v4) × 12 = 288V. 
 
4.3.1  Boost Mode  
 
Simulated waveforms for the boost mode use πφ 35.013 = , πφ 25.053 = , AIL 2951 = , 
AIL 5.1422 = , WP 35401 = , WP 25652 = , vVin 121 = , and vVin 182 = .  Simulated waveforms are 
presented in Fig. 4.5. 
 
Vr12+40
Vr56
V34-40
Ir56
Ir34-1000
Ir12+1000
V0 IL1
IL2
πφ 35.013 =
πφ 25.053 =
 
Fig. 4.5.  Simulated waveforms for boost mode. 
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4.3.2  Buck Mode 
 
Simulated waveforms for the buck mode use πφ 2.013 −= , πφ 274.053 −= , AI L 6.1081 −= , 
AI L 1.2332 −= , WP 19761 = , and WP 5.47782 = . The charge voltages are VVin 181 =  and VVin 202 = . 
Simulated waveforms are presented in Fig. 4.6.  
 
Vr56+40
Vr34
Vr12-40
Ir12
Ir56
Ir34
IL1
IL2
Vin1
Vin2
π2.0−
π274.0−
-200.00
-350.00
 
Fig. 4.6.  Simulated waveforms for buck mode. 
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5.  DESIGN AND IMPLEMENTATION 
 
The specifications of the proposed dc-dc converter application are reviewed as 
 
• The nominal voltage at the LVS of one input is 12 V and another input is 16 V. These 
values can vary from 8–16 V and from 12–20V during charging and discharging. 
• The nominal high-side voltage is 288 V, with an operating range of 255–425V. 
• Nominal discharging power of the two inputs is 2 kW and 3.5 kW, respectively. 
• The nominal output power is 5 kW. 
• Bus capacitance Co is less than 2000 μF. 
 
The numerical design guidelines are briefly listed here (see Appendix A for Mathcad Design 
file). If Ldc1 and Ldc2 are designed as 6 μH, Lr12 is selected as 0.5 μH, Lr56 is 0.4 μH, φ13 = 0.4π, 
φ53 = 0.4 π, η = 90%, Vout = 380 V, and R = 27 Ω; then the discharging power of the two inputs 
are calculated as P1 = 2.2kW, P2 = 3.7kW, and Po = 5.3kW.  The average currents provided by 
the two inputs can be found to be Id1 = 185A and Id2 = 232A with current ripple of 50A for Ldc1 
and 67A for Ldc2. The root-mean square (rms) and peak current for each device and leakage 
inductances Lr12, Lr56, and Lr34 are derived as indicated in Table 5.1. 
 
Table 5.1.  Current rating for each device and leakage inductances 
 
 S1 S2 S3 S4 S5 S6 Lr12 Lr56 
RMS current (A) 104 193 33 33 293 369 237 363 
Peak current (A) 400 400 59 59 625 618 328 393 
      
 5.1  MAGNETIC-COMPONENT DESIGN 
 
 5.1.1  Transformer Design 
 
A multi-winding transformer plays an important role in this converter circuit. The leakage 
inductance of the transformer is utilized as an energy-transfer element between the inputs and the 
load. The leakage inductance is dependent on the geometry of the windings. Figure 5.1 is the 
designed physical structure of a three-winding transformer for the proposed converter. Only the 
right half of the transformer is illustrated because of symmetrical characteristics. Windings P11 
and P12 are connected in parallel to allow higher current, the same as S11 and S12, and P21 and 
P22. Fluxes flowing across the core are mΦ and 0Φ . Fluxes between windings are represented as 
60 ll Φ−Φ .  
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…
 
Fig. 5.1.  Designed physical structure of a three-winding transformer. 
 
The transformer is very important for the converter design. The ideal transformer should be of 
high-power density, high efficiency, and high-switching frequency. The issues of core material 
selection and winding geometry for the minimum core and copper losses at the highest possible 
switching frequency need to be considered. In addition, the designed-leakage inductance is small 
and requires the use of special low-leakage transformer design techniques. 
 
5.1.2 Core-Material Selection 
 
The characteristics of a good core material include high-operating frequency, low specific-core 
loss, and low-power/weight ratio.  With the selected switching frequency, fs =20 kHz, the 
Ferroxcube E80/38/20-3C81 core was selected. 
 
The designed winding structure and parameters are shown in Fig. 5.2. The sandwich structure is 
used to decrease the leakage inductance. 
 
Secondary winding:
AWG16 solid wire
each layer 2n turns,
3 layer in parallel
Primary
winding:
2 turns,
10 mil copper,
1.38' in width
Inpu
t 1
Input 2
 
Fig. 5.2.  Transformer winding structure. 
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5.1.3 Turns-Ratio Selection 
 
The main consideration for turns-ratio selection depends on the output voltage matching 
capability in the full regions of battery, UC, and load variations. It is required that 
VvV o 425255 ≤≤  and n was selected as 12. 
 
 5.2  BOOST INDUCTOR Ldc DESIGN 
 
The boost inductor is designed according to the peak-input current and the required inductance 
value. In addition, it should not saturate during maximum power-peak charging. The boost 
inductance Ldc was selected as 6 μH. A Metglas core with high-saturation flux density, AMCC-
25 from Allied Signal, was selected for the prototype. An eight-turn copper-foil winding was 
used with an air gap of 0.07 inches on each side.  Figure 5.3 is a photo of two boost inductors. 
 
 
 
Fig. 5.3.  Photo of two boost inductors. 
 
5.3  LEAKAGE-INDUCTANCE DESIGN 
 
The leakage inductance of a transformer can be designed to be a very small value. Therefore, the 
external inductances are required to provide the controllable power to the output. The external 
leakage inductance, Lr12 and Lr56, was designed with consideration as to the rms and peak current 
of transformer.  Figure 5.4 is a photo of the fabricated Lr12 and Lr56. 
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Fig. 5.4.  Photo of external leakage inductance Lr12 and Lr56 
 
5.4  CAPACITOR SELECTION 
 
5.4.1  Resonant Capacitor Selection 
 
For the LVS and HVS, the capacitances of the resonant capacitors are designed according to the 
required dv/dt range. A low estimated-series resistance (ESR) and estimated-series inductance 
(ESL) capacitor is preferred. A polypropylene capacitor was not available with the necessary 
low-voltage rating, so a ceramic capacitor of 0.1uF @ 50V was selected for each metal oxide 
semiconductor field-effect transistor (MOSFET). 
 
The resonant capacitor on the HVS was selected as 0.033uF @ 600V. A polypropylene capacitor 
(orange drop) 716P33396K was utilized.  
 
5.4.2  DC Capacitor Selection  
 
The electrolytic capacitors are C1, C2, C3, and C4. The main concerns for selecting the 
capacitors are the ESR value, the ripple-current capability, and the size. To facilitate the circuit 
layout, higher density was also considered.  United Chemi-Con’s 747D812M035AA2A, 8100 μF 
@ 35 VDC, size D×L (inch) 1.375 × 2.125, ESR 5.9 ± 30% mΩ, with a maximum ripple current 
of 12.8 A(rms) at 20 kHz was selected for C1 and C2.  
 
The capacitors for the HVS are Sprague’s 80D101P250JA5D, 100 μF @ 250VDC. The high-
frequency capacitors, C1 and C2, are Sprague’s polypropylene capacitor 10μF @ 100V. The 
high-frequency capacitors of C3 and C4 are 0.47uF @ 400V polypropylene capacitors, part 
number 716P47494M. 
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5.5  POWER SWITCHES  
 
5.5.1  LVS Switches 
 
The low voltage and high-current requirements of the LVS switches are optimized with 
MOSFETs. When D = 50%, the voltage across the switch is two times vin during steady state. 
Because of the soft-switching characteristics, the overshoot voltage during switching transients is 
small. Thus, 55V MOSFETs satisfy the requirements. However, a 100 V device was selected to 
provide an additional safety margin. 
 
Analysis shows that the peak current of S5 and S6 in steady-state operation in the discharging 
mode will be more than 600A. The rms current of S6 is estimated at 400 A. Paralleling of 
MOSFETs is required to handle this large current. Fortunately, the positive temperature 
coefficient nature of their on-resistance makes current sharing among the paralleled devices a 
minor concern. 
 
Of greater concern is the on-resistance.  Because of high current on the LVS, the conduction loss 
is significant. Therefore, the on-resistance should be as small as possible. In addition, the on-
resistance will increase with the temperature above 25ºC.  
 
For the prototype design, the FB180SA10, SOT-227 MOSFETs were selected because of their 
fast speed, low on-resistance, large current rating, and easy packaging. The related parameters 
can be found in Table 5.2. 
 
Table 5.2.  Datasheet of MOSFETs for LVS switches 
 
Maker Model Vds ID Rds@25oC Input capacitance 
IR FB180SA10 100V 180A 0.0065W 10700 pF 
 
 
5.5.2  HVS Switches 
 
Since the output voltage range is 255–425V, the voltage ratings of the high-side switches can be 
specified at 600V. For the prototype, a 600V/75A device is first selected. The half-bridge 
insulated gate bipolar transistor (IGBT) modules are favored due to their packaging design. 
 
A Fuji 2MBI, 75N-060, 600V/75A IGBT half-bridge was selected because of its fast speed. 
Additional data can be found in Table 5.3. 
 
Table 5.3.  IGBT half-bridge for HVS switches 
 
Switching time (μsec) Make Model VCES IC VCE(sat) Input cap.  ton tr toff  tf 
Fuji 2MBI75N-060 600 V 75A 3V 4950pF 1.2 0.6 1.0 0.35 
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5.6  AUXILIARY POWER SUPPLY AND GATE-DRIVE CIRCUITS 
 
In the proposed converter system, the six switches need six isolated power supplies for gate 
drivers. According to the devices’ characteristics, it was decided to use +10 V for the four 
MOSFET drivers on the LVS and a positive 20 V for the two IGBT drivers on the high side. In 
the digital-signal processor (DSP) control board, +15V, -15V, and +5V power supplies are 
needed. The schematic view of the power supplies are shown in Fig. 5.5. All of them need 
accurate regulation.  
 
power supplies for DSP and
sensing circuits
primary side
power supplies for the
 gate drivers
+15v -15v
primary side
+20v+10v +20v+10v +5v+3.3v
V104 ×
 
 
Fig. 5.5.  Schematic view of power supplies. 
 
The proper marriage of a MOSFET gate driver and the power MOSFET is essential for good 
switching performance. Using a gate driver that matches the MOSFET characteristics provides 
fast rise/fall times and reduces associated losses. The gate drivers selected are MICREL, 
MIC4451, and MIC4452. With the output of the fly-back power supply for the MOSFET at 
10 V, the total maximum gate-driver output current is 8A. MIC4451 is an inverting driver and 
the MIC4452 is a non-inverting driver. The supply voltage can be as high as 20 V and must be 
capable of providing 12A peak-current output. 
 
The power MOSFETs used were six IR’s FB180SA10 in parallel. The gate-input capacitance is 
10700 pF per device and the gate charge Qg is 250 nC per device. For switches on the LVS, six 
devices in parallel will have a total gate charge of 1500 nC. The device rise and fall times are 
351 ns and 350 ns at the switching current of 180A, which is compatible with a switching 
frequency of 20 kHz.  
 
An HP2212 opto-coupler is used to provide electrical isolation between the control circuit and 
the power stage mainly for its high speed and high-common mode noise rejection. The HP2212 
can work with a supply voltage up to 20 V. The output of the opto-coupler drives the MIC4451 
and 4452 chip via a pull-up resistor of 350 ohms. 
 
A gate-drive opto-coupler HCPL-316J is used to drive the IGBT modules. Like the traditional 
IGBT-driver IC EXB840/850, it can also provide over-current protection and fault-status 
feedback. In addition, it has a smaller footprint size than older drivers.  
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5.7  POWER-STAGE LAYOUT DESIGN 
 
Low-leakage inductance packaging is important to minimize the conduction loss of the switches. 
The resonant capacitors must be as close as possible to the main devices to reduce the leakage 
inductance of the loop and avoid any ringing effects. The connection resistance must be as low 
as possible; otherwise, the large current flowing through it will add extra losses to the system. 
The layout of the prototype is shown in Fig. 5.6. 
 
Inductor 1
Inductor 2
MOSFETs Transformer
Capacitors
Capacitors
IGBTs
Leakage
inductance 1
Leakage
inductance 2
 
 
Fig. 5.6.  Layout of power circuit. 
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6.  EXPERIMENTAL RESULTS 
 
6.1  EXPERIMENTAL SETUP 
 
In order to validate the analysis and simulation results obtained in the previous chapters, a 5 kW 
dc-dc converter was built and tested. The prototype is pictured in Fig. 6.1. The power stage is 
laid on a fan-cooled heat sink and has an overall size of ~16 inches in length and 15 inches in 
width. The size of the converter is 12 inches by 15 inches by 7 inches. The converter is operated 
at a switching frequency of 20 kHz. The transformer-turns ratio is 1:12. 
 
10
DSP
Gate Driver
Board
Converter
 
 
Fig. 6.1.  Picture of prototype. 
 
S1, S2, S5, S6:  IR FB180SA10 100V/80A, SOT-227 MOSFET × 6 
S3, S4: FUJI 2MBI75N-060 600V/75A, a half-bridge IGBT module 
C1, C2, C5, C6: 747D812M035AA2A, 35 V, 8100 uF electrolytic capacitor × 3 
 (United Chemi-Con) 
C3, C4: 80D101P250JA5D, 250V, 100μF electrolytic capacitor (Sprague) 
Tr: 2:24:24 turns, E80/38/20-3C81 core (Ferroxcube)  
Ldc: 6 μH, 8 turns copper foil, AMCC-25 Metglas C-core  
Lr12: 0.68 μH SER2010-681 × 8 (Coilcraft) 
Lr34: 0.80 μH SER2010-801 × 8 (Coilcraft) 
Cr1-Cr2: 0.1 μF, 50V ceramic capacitor  
Cr3-Cr4: 600V, 0.033μF polypropylene capacitor 
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6.2  EXPERIMENTAL RESULTS 
 
6.2.1 With Phase-Shift Degree 
 
The measured-circuit waveform during discharging operation at a reduced power rating is shown 
in Fig.6.2.  It can be seen that the first input will provide more power than the second because of 
its larger phase-shift degree referred to the secondary side. The voltage waveforms of Vr12, Vr34, 
and Vr56 do not have high oscillations and large overshoots, which indicate the switches have 
achieved soft-switching. The soft-switching of each device can be further verified with the 
derived soft-switching condition as follows 
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We can see that f1 to f6 are positive, which means S1–S6 are soft-switching. Figure 6.3 shows the 
calculated results using Mathcad. The experimental waveform is consistent with the design 
values. 
 
ILdc1: 100A/div Ir12: 100A/div
Vr12: 10 V/div
Vr56: 10 V/div
ILdc2: 100A/div
Ir56: 100A/div
Vr34: 50 V/div
t1
t2 t3
t4
t5
t6
 
 
Fig. 6.2.  Measured waveform under boost-mode operation with Vin1 = 8V, Vin2 = 5V, I1 = 52A,  
 I2 = 24A, φ13 = 0.15π, φ53 = 0.1π, Lr12 = Lr34 = 0.4 μH, Vout = 123V, and Pout = 420W. 
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Fig. 6.3.  Calculated-current waveform under boost-mode operation with Vin1 = 8V, Vin2 = 5V,   
 φ13 = 0.15π, φ53 = 0.1π, Lr12 = Lr34 = 0.4 μH, and Vout = 123V. 
 
6.2.2 No Phase-Shift Degree 
 
The measured circuit waveforms with no phase-shift degrees are shown in Fig. 6.4. Both inputs 
provide the same power to the output because they share the same phase-shift degree, which can 
be observed from Vr12 and Vr56. The input currents Idc1 and Idc2 have the same magnitude and 
shape as does Ir12 and Ir56, which are the currents flowing through the primary sides of the 
transformer. The soft-switching of all six switches provides no high-voltage overshoot or 
oscillations. The analytical results from Mathcad are compared with the experimental results in 
Fig. 6.5. 
 
 36 
Idc1: 100A/div Ir12: 100A/div
Vr12: 10 V/div
Idc2: 100A/div
Ir56: 100A/div
Vr56: 10 V/div
Vr34: 50 V/div
 
 
Fig. 6.4.  Measured waveform under boost-mode operation with Vin1 = 5V, Vin2 = 5V, I1 = 27A,  
 I2 = 27A, φ13 = 0.13π, φ53 = 0.13π, Lr12 = Lr34 = 0.4 μH, Vout = 90 V, and Pout = 225W. 
 
 
 
Fig. 6.5.  Calculated waveform under boost-mode operation with Vin1 = 5V, Vin2 = 5V,  
 φ13 = 0.13π, φ53 = 0.13π, Lr12 = Lr34 = 0.4 μH, and Vout = 90 V. 
 
6.2.3 Additional Experimental Results 
 
After the concept of the proposed topology had been verified, the converter was redesigned and 
tested at a higher-power rating. Figure 6.6 shows the experimental waveforms measured at an 
output power of 2.597 kW. There is no phase shift between two inputs, so there is no energy 
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transferred between the inputs. The analytical result is presented in Fig. 6.7 and shows 
consistency with the experimental results. 
 
Id c1 :1 0 0 A /d iv
Id c2 :1 0 0 A /d iv
Ir1 2 :1 0 0 A /d iv
Ir5 6 :1 0 0 A /d iv V r1 2 :1 0 v /d iv
V r5 6 :1 0 v /d iv
V r3 4 :1 0 0 v /d iv
 
 
Fig. 6.6.  Measured waveform under boost-mode operation with Vin1 = 15V, Vin2 = 11V, I1 = 123A, I2 = 92A, 
 φ13 = 0.25π, φ53 = 0.25π, Lr12 = 0.5 μH, Lr34 = 0.55 μH, Vout = 310 V, R = 37Ohm, and Pout = 2597W. 
 
 
 
Fig. 6.7.  Calculated waveform under boost-mode operation with Vin1 = 15V, Vin2 = 11V, I1 = 123A,  
 I2 = 92A, φ13 =  0.25π, φ53 =  0.25 π, Lr12 = 0.5 μH, Lr34 = 0.55 μH,  Vout = 310 V, R = 37Ohm,  
 and Pout = 2597W. 
 
Figure 6.8 shows the experimental waveforms with a phase shift between the two inputs. The 
output power is 2.681 kW. The analytical result is presented in Fig. 6.9 and shows the 
consistency with the experimental results. 
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Idc1:100A/div
Idc2:100A/div
Ir12:100A/div
Ir56:100A/div
Vr12:10v/div
Vr56:10v/div
Vr34:100v/div
 
 
Fig. 6.8.  Measured waveform under boost-mode operation with Vin1 = 12.5V, Vin2 = 10V,  
 I1 = 150A,I2 = 100A, φ13 = 0.35π, φ53 = 0.25π, Lr12 = 0.5 μH, Lr34 = 0.55 μH, Vout = 315 V,  
 R = 37Ohm, and Pout = 2681W. 
 
 
 
Fig. 6.9.  Calculated waveform under boost-mode operation with Vin1 = 12.5V, Vin2 = 10V, I1 = 150A,  
 I2 = 100A, φ13 = 0.35π, φ53 = 0.25π, Lr12 = 0.5 μH, Lr34 = 0.55 μH, Vout = 315 V, R = 37Ohm,  
 and Pout = 2681W. 
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APPENDIX A:  MATHCAD DESIGN FILE 
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APPENDIX B: CIRCUIT SCHEMATICS 
 
1.  CIRCUIT BLOCK DIAGRAM 
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2.  CONNECTOR CIRCUIT   
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3.  AUXILIARY CONTROL POWER CIRCUIT FOR DSP 
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4.  AUXILIARY CONTROL POWER CIRCUIT FOR GATE DRIVERS 
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5.  IGBT DRIVER 
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6.  INTERFACE CIRCUIT  
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7.  MOSFET DRIVER 
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APPENDIX C:  PHOTO OF PROTOTYPE 
 
 
 
1. PHOTO OF THE DSP AND GATE-DRIVER BOARD 
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2. PHOTO OF THE PROTOTYPE 
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3. PHOTO OF THE EXPERIMENTAL SETUP 
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